

FORM PTO-1449		ATTY. DOCKET NO. 1875.0370000	APPLICATION NO. 09/849,537
SEVENTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		FIRST NAMED INVENTOR Tonglong Zhang	
		FILING DATE May 7, 2001	ART UNIT 2822

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
ML	AA1	5,650,662	07/1997	Edwards <i>et al.</i>			
	AB1	5,889,321	03/1999	Culnane <i>et al.</i>			
	AC1	5,895,967	04/1999	Stearns <i>et al.</i>			
	AD1	5,907,189	05/1999	Mertol			
	AE1	5,976,912	11/1999	Fukutomi <i>et al.</i>			
	AF1	5,977,633	11/1999	Suzuki <i>et al.</i>			
	AG1	6,034,427	03/2000	Lan <i>et al.</i>			
	AH1	6,040,984	03/2000	Hirakawa			
	AI1	6,207,467 B1	03/2001	Vaiyapuri <i>et al.</i>			
	AJ1	6,278,613 B1	08/2001	Fernandez <i>et al.</i>			
ML	AK1	6,313,525 B1	11/2001	Sasano			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL1						Yes No
	AM1						Yes No
	AN1						Yes No
	AO1						Yes No
	AP1						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

ML	AR	1	Amkor package data sheet, "SuperFC [®] ", from http://www.amkor.com/Products/all_datasheets/superfc.pdf , 2 pages (Jan. 2003).
ML	AS	1	Andros, F., "Tape Ball Grid Array," from Puttlitz, K.J. and Totta, P.A. (eds.), <i>Area Array Interconnection Handbook</i> , pp. 619-620, ISBN No. 0-7923-7919-5, Kluwer Academic Publishers (2001).
ML	AT	1	Brofman, P.J. <i>et al.</i> , "Flip-Chip Die Attach Technology," Puttlitz, K.J. and Totta, P.A. (eds.), <i>Area Array Interconnection Handbook</i> , pp. 315-349, ISBN No. 0-7923-7919-5, Kluwer Academic Publishers (2001).

EXAMINER 	DATE CONSIDERED 5/26/04
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.	



OCT 28 2004		Page 2 of 4	
FORM PTO-1449		ATTY. DOCKET NO. 1875.0370000	APPLICATION NO. 09/849,537
SEVENTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		FIRST NAMED INVENTOR Tonglong Zhang	
		FILING DATE May 7, 2001	ART UNIT 2822

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
ML	AA2	6,528,869 B1	03/2003	Glenn <i>et al.</i>			
	AB2	6,614,660 B1	09/2003	Bai <i>et al.</i>			
	AC2	6,617,193 B1	09/2003	Toshio <i>et al.</i>			
	AD2	6,657,870 B1	12/2003	Ali <i>et al.</i>			
	AE2	6,664,617 B2	12/2003	Siu			
	AF2	6,724,071 B2	04/2004	Combs			
	AG2	6,724,080 B1	04/2004	Ooi <i>et al.</i>			
	AH2	2001/0001505 A1	05/2001	Schueller <i>et al.</i>			
	AI2	2001/0040279 A1	11/2001	Mess <i>et al.</i>			
	AJ2	2002/0171144 A1	11/2002	Zhang <i>et al.</i>			
ML	AK2	2002/0185717 A1	12/2002	Eghan <i>et al.</i>			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL2						Yes No
	AM2						Yes No
	AN2						Yes No
	AO2						Yes No
	AP2						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

ML	AR	2	Freyman, B. and Petruccl, M., "High-Pincount PBGAs," <i>Advanced Packaging</i> , pp. 44-46, An IHS Group Publication (May/June 1995).
ML	AS	2	Ghosal, B. <i>et al.</i> , "Ceramic and Plastic Pin Grid Array Technology," Puttlitz, K.J. and Totta, P.A. (eds.), <i>Area Array Interconnection Handbook</i> , pp. 551-576, ISBN No. 0-7923-7919-5, Kluwer Academic Publishers (2001).
ML	AT	2	Harper, C.A. (ed.), <i>Electronic Packaging And Interconnection Handbook</i> , Third Edition, pp. 7.58-7.59, ISBN No. 0-07-134745-3, McGraw-Hill Companies (2000).

EXAMINER	DATE CONSIDERED
<i>[Signature]</i>	12/16/04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



OCT 28 2004		FORM PTO-1449		ATTY. DOCKET NO. 1875.0370000	APPLICATION NO. 09/849,537	
SEVENTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT				FIRST NAMED INVENTOR Tonglong Zhang		
				FILING DATE May 7, 2001		ART UNIT 2822

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA3	2004/0072456 A1	04/2004	Dozier, II et al.			
	AB3						
	AC3						
	AD3						
	AE3						
	AF3						
	AG3						
	AH3						
	AI3						
	AJ3						
	AK3						

FOREIGN PATENT DOCUMENTS


EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL3						Yes No
	AM3						Yes No
	AN3						Yes No
	AO3						Yes No
	AP3						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

	AR	3	Lin, S. and Chang, N., "Challenges in Power-Ground Integrity," <i>Proceedings Of The 2001 International Conference On Computer-Aided Design</i> , pp. 651-654 (November 4-8, 2001).
	AS	3	Lloyd, J. and Overhauser, D., "Electromigration wreaks havoc on IC design," <i>EDN</i> , pp. 145-148 (March 26, 1998).
	AT	3	Song, W.S. and Glasser, L.A., "Power Distribution Techniques for VLSI Circuits," <i>IEEE Journal Of Solid-State Circuits</i> , Vol. SC-21, No. 1, pp. 150-156 (February 1986).

EXAMINER		DATE CONSIDERED	7/16/04
----------	--	-----------------	---------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.



OCT 28 2004		Page 4 of 4	
FORM PTO-1449		ATTY. DOCKET NO. 1875.0370000	APPLICATION NO. 09/849,537
SEVENTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT		FIRST NAMED INVENTOR Tonglong Zhang	
		FILING DATE May 7, 2001	ART UNIT 2822

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB-CLASS	FILING DATE
	AA4						
	AB4						
	AC4						
	AD4						
	AE4						
	AF4						
	AG4						
	AH4						
	AI4						
	AJ4						
	AK4						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION
	AL4						Yes No
	AM4						Yes No
	AN4						Yes No
	AO4						Yes No
	AP4						Yes No

OTHER (Including Author, Title, Date, Pertinent Pages, etc.)

	AR	4	Tang, K.T. and Friedman, E.G., "Simultaneous Switching Noise in On-Chip CMOS Power Distribution Networks," <i>IEEE Transactions On Very Large Scale Integration (VLSI) Systems</i> , Vol. 10, No. 4, pp. 487-493 (August 2002).
	AS	4	Zhao, S. <i>et al.</i> , U.S. Patent Application No. 10/870,927, filed June 21, 2004, entitled "Apparatus and Method for Thermal and Electromagnetic Interference (EMI) Shielding Enhancement in Die-up Array Packages".
	AT	4	Khan, R. <i>et al.</i> , U.S. Patent Application No. 10/952,172, filed September 29, 2004, entitled "Die Down Ball Grid Array Packages and Method for Making Same".

EXAMINER	DATE CONSIDERED
	10/6/04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.